The interface properties between dielectrics and semiconductors are crucial for electronic devices. In this work, we report the electrical characterization of the interface properties between atomic layer deposited Al 2 O 3 and HfO 2 on non-polar a-plane ð11 20Þ and m-plane ð1 100Þ GaN grown by hybrid vapor phase epitaxy. A metal oxide semiconductor capacitor (MOSCAP) structure was used to evaluate the interface properties. The impact of annealing on the interface properties was also investigated. The border trap in the oxide, characterized by the capacitance-voltage (C-V) hysteresis loop, was low. The interface state density (D it ), extracted using the ac conductance method, is in the range of 0.5 Â 10 12 /cm 2 eV to 7.5 Â 10 11 /cm 2 eV within an energy range from 0.2 eV to 0.5 eV below the conduction band minimum. The m-plane GaN MOSCAPs exhibited better interface properties than the a-plane GaN MOSCAPs after annealing. Without annealing, Al 2 O 3 dielectrics had higher border trap density and interface state density compared to HfO 2 dielectrics. However, the annealing had different impacts on Al 2 O 3 dielectrics as compared to HfO 2 . Our results showed that the annealing degraded the quality of the interface in HfO 2 , but it improved the quality of the interface in Al 2 O 3 devices. The annealing also reduced the positive trapped oxide charge, resulting in a shift of C-V curves towards the positive bias region. Published by AIP Publishing. https://doi.org/10.1063/1.4986215
I. INTRODUCTION
GaN, a wide bandgap semiconductor, has been extensively studied for a variety of applications such as power amplifiers, power conversion devices, and light-emitting diodes (LEDs) because of its large bandgap, high electron mobility, high electron velocity, high breakdown voltage, and the capability of forming various alloys. [1] [2] [3] [4] [5] GaN is a polar material with a wurtzite crystal structure, which results in a large polarization field along the c-axis of the crystal 6, 7 which is the traditional direction of the GaN crystal growth. The polarization field has been used for polarization doping of heterostructures that show high electron mobilities. 8, 9 The polarization field has been exploited to increase the hole density in the p-type AlGaN/GaN heterojunction. 10 However, for optoelectronic devices, the separation of electron and hole wavefunctions due to the polarization field leads to a reduction of the radiative emission rate. 4, 7, 11 Moreover, the p-type doping flexibility is reduced in polar GaN because of the polarity inversion caused by the high Mg flux for achieving a high Mg concentration. [12] [13] [14] In recent years, novel non-polar GaN has drawn a lot of attention for optoelectronic and electronic devices. [15] [16] [17] [18] Unlike the conventional polar GaN, the polarization field is absent in the non-polar GaN crystal along the nonpolar direction. 7, 19 The absence of the polarization field in non-polar GaN benefits both optoelectronic and electronic devices. 20, 21 Non-polar optoelectronic device performance has been greatly improved as compared to that of polar optoelectronics devices, with reduction of the efficiency droop. 11, 22, 23 The density function theory (DFT) predicts that the Fermi level in p-type non-polar GaN is unpinned, 24 which could reduce the contact resistance to p-type GaN. 14 We have previously reported that the Fermi level in n-type non-polar m-plane GaN was pinned close to mid-gap ($2.4 eV above the valence band maximum). 25 The low contact resistance to p-type GaN is beneficial to heterostructure bipolar transistors (HBTs) and p-channel devices. 26, 27 A normally off p-type semi-polar GaN power device with high breakdown voltage was demonstrated, 28 which can also benefit from the low contact resistance to p-type GaN.
Dielectrics are used as the gate barrier and passivation layer in electronic devices. It is important to quantitatively understand the interface electrical properties between the dielectric layer and non-polar GaN for electronic applications. Atomic layer deposition (ALD) has been widely used for depositing a low interface state density high-k gate dielectric layer on silicon, III-V materials, and emerging 2D materials. 10, [29] [30] [31] [32] [33] The interface properties of ALD-dielectric/polar GaN in terms of interface state density (D it ) have been studied by the photo-assisted capacitance-voltage (CV) technique, 34 the conductance method, 34, 35 and deep-level transient spectroscopy. 36 The impact of thermal annealing on the interface properties has also been investigated. 34 However, there is no report on the interface properties between dielectrics and non-polar GaN. The band offsets between ALD-Al 2 O 3 and m-plane GaN characterized by x-ray photoelectron spectroscopy have been reported, 25 including the structural characterization. In this work, we evaluated the interface state density and border trap density in ALD deposited high-k dielectrics on a-plane and m-plane non-polar GaN.
II. EXPERIMENT DETAILS
The non-polar a-plane and m-plane bulk GaN wafers were prepared at Kyma technologies Inc. The non-polar GaN substrates were sliced from polar c-plane GaN which Published by AIP Publishing. 122, 154104-1 was grown by hybrid vapor phase epitaxy (HVPE). The root mean square (rms) roughness of the a-plane and m-plane GaN substrates was 0.3 nm and 0.5 nm, respectively. The van der Pauw Hall measurement gave an n-type conductivity with a doping density of $1 Â 10 16 /cm 3 for both samples. The metal-oxide-semiconductor (MOSCAP) structures were fabricated to study the interface properties. It is necessary to form ohmic contacts to GaN in order to study the frequency dependent capacitance-voltage profiles. It has been reported that the contact resistance to GaN can be reduced by reactive ion etching and post deposition annealing. 37 The MOSCAP structure is shown in Fig. 1(a) . After standard solvent and HF cleaning, the wafers were exposed to an inductively coupled plasma reactive ion etcher (ICP-RIE) with a gas mixture of BCl 3 and Cl 2 . 25 The Ti/Al/Ni/Au bottom ohmic contact was patterned by electron-beam lithography (EBL) and the lift-off process. Next, the wafers were subjected to a rapid thermal annealing (RTA) process at 950 C for 1 min in N 2 ambient. Afterwards, the high-k dielectric layer was deposited using a thermal ALD tool. Here, we investigated two high-k dielectrics, Al 2 O 3 and HfO 2 . Al 2 O 3 was deposited at 300 C with trimethylaluminum (TMA) and H 2 O. HfO 2 was deposited at 150 C with tetrakis(dimethylamido)hafnium (TDMAH) and H 2 O. A top gate contact was formed by EBL and the lift-off process. The bottom contact was opened by an alumina etchant for Al 2 O 3 -MOSCAPs and dilute HF for HfO 2 -MOSCAPs. To investigate the impacts of annealing on the interface properties, the Al 2 O 3 -MOSCAPs were annealed in N 2 ambient at 500 C for 1 min, while the HfO 2 -MOSCAPs were annealed in vacuum at 350 C for 1 min. The capacitance of the MOSCAPs was measured using an Agilent 4294A precise impedance analyzer with a HP42941 impedance probe. Border traps that are close to the interface of dielectric/GaN can respond to the Fermi level and affect the device performance. The border trap density (N bt,tot ) is calculated from the capacitance-voltage (C-V) hysteresis loop by the following equation:
where V is the applied bias, q is the charge unit, A is the device area, and C up and C dwn are the measured capacitances when the bias is swept from the negative to the positive region and vice versa. The interface state density (D it ) is calculated using the conductance method which exploits the change in occupancy of interface states. 35 Using the parallel conductance model, D it can be estimated by the following equation:
where x is the probing frequency in rad/s. The parallel conductance, (G p /x), can be calculated from the measured capacitance (C m ) and conductance (G m ) directly by the ignoring series resistance 38
where C ox is the oxide capacitance. Since the change in occupancy only occurs when the energy of interface states is close to the Fermi level, the relative energy level (DE) of the interface states can be found by the SRH model
where k B is the Boltzmann constant, T is the temperature, s is the lifetime of the interface states, r is the capture cross section of the interface states, v t is the thermal velocity, and N c is the effective density of state in the conduction band. ) show the frequency-dependent C-V profiles before and after annealing. The C-V curves were measured from 10 kHz to 1 MHz. In the negative bias region, only marginal frequency dispersion was observed, indicating a low D it . However, after annealing, a relatively larger dispersion was observed when the gate bias was positive, as shown in Fig. 3(b) . Therefore, we could expect a high D it in the positive gate bias region. The knowledge of C ox was required to extract D it ; however, we were unable to measure it directly from the GaN MOSCAPs due to the high leakage current in the accumulation region, so we assumed that the C ox of GaN devices would be the same as that of Si devices that were fabricated simultaneously. Figure 4 (a) shows the calculated conductance peaks (G p /x) as a function of frequency using Eq. (3). The G p /x peaks were measured from À2 V to À10 V. It can be seen that when the bias was small (À2 V to À5 V), the peak was modulated by the gate bias. The peak shifted to lower frequency with the increasing gate bias. When the gate bias was sufficiently large, the peak was pinned at $200 Hz. The pinning of the G p /x peaks can be attributed to the bulk traps. Figure 4 (b) shows the calculated conductance peak as a function of frequency after annealing. As indicated in Fig. 3 , because the C-V curves shifted to the positive bias region after annealing, the G p /x peaks after annealing were measured from þ2 V to À2 V. Similar to the G p /x peak before annealing, the conductance peak was modulated by bias. The peak shifted from 6 MHz to 400 Hz when the bias changed from 2 V to 0 V. When the bias moved to the negative region, the peak shifted to a very low frequency which was outside of the measurable range of the instrument at room temperature. Figure 5 shows the calculated D it as a function of its energy level using Eq. (4) Figures 8(a) and 8(b) show the G p /x peaks as a function of frequency before and after annealing. In Fig. 8(a) , it can be seen that the position of the G p /x peak at a gate bias of 1 V was higher than 10 MHz which exceeded the measurement capability and a partial peak was observed. While the position of the G p /x peak at a gate voltage of À1 V was lower than the lower limit of the measurement frequency (100 Hz not shown). Only one clear G p /x peak was observed at a bias of 0 V, which suggested that the interface states were close to CBM and mid-gap. Similarly, in Fig. 8(b) , after annealing, there was no clear or complete G p /x peak when the bias became negative. Figure 9 shows the calculated D it before and after annealing within the measurable range. Before annealing, D it was about 2. Fig. 10(a) , it can be seen that a slightly large dispersion was observed, indicating a high N bt inside the oxide. The C-V curves in the large negative bias region did not show a depletion behavior, which could be attributed to the high density of interface states and/or oxide traps. In contrast, in Fig. 10(b) , the HfO 2 /a-plane GaN MOSCAP showed a flat C-V curve in the large negative bias region. However, its C-V hysteresis loop exhibited a large dispersion between gate biases of 1 V and À3 V, indicating a high N bt . The inset of Fig. 10(a) showed a very broad distribution of N bt , giving an N bt , tot of 2.7 Â 10 11 /cm 2 , whereas the inset of Fig. 10(b) showed a narrow distribution of N bt . However, the peak reached a high value of 2.5 Â 10 were from 50 kHz to 1 MHz and for the HfO 2 /a-plane GaN MOSCAP were from 1 kHz to 1 MHz. The bias of the Al 2 O 3 / a-plane GaN MOSCAP was swept from 1 V to À5 V due to high leakage current at low frequency. In Fig. 11(a) , we can see that there was a large frequency dispersion in the negative bias region, suggesting a high D it . However, the HfO 2 /a-plane GaN MOSCAP revealed large dispersion in the positive bias region. Figures 12(a) and 12(b) show the G p /x peaks of Al 2 O 3 /a-plane GaN and HfO 2 /a-plane GaN MOSCAPs. In Fig.  12(a) , when the bias was greater than 1 V, the peak located at a frequency of >10 MHz. With decreasing bias to the negative region, the peak shifted to lower frequency and it was pinned at $300 Hz when the bias was greater than À2 V. Figure 12 clearly shows voltage modulated G p /x peaks from 2 V to 0 V. However, when the bias was in the negative region, the G p /x peak was out of the measurable range. Figure 13 Table I . For the device with Al 2 O 3 as a dielectric layer, the annealing process was beneficial to the reduction of N bt, tot inside the oxide and D it at the interface. In contrast, the annealing process, however, degenerated the interface of HfO 2 /GaN devices by increasing N bt, tot and D it . However, we need to note that the inadequate annealing process might also contribute to this degeneration. In addition, the annealing process removed the positive oxide charge, leading to a shift of the C-V curve towards the positive bias region. By comparing the polarity of GaN substrates, the a-plane GaN MOSCAPs always exhibited higher N bt, tot and D it than m-plane GaN MOSCAPs. Before annealing, HfO 2 grown on GaN had the lowest D it . If the device was subjected to annealing, Al 2 O 3 grown on GaN could offer better quality of the interface. From these four devices, we can see that at room temperature, the lowest E it was close to $0.5 eV below the CBM. This value was comparable to the DFT model, which is $0.7 eV below CBM for m-plane GaN and $0.5 eV for a-plane GaN. 24 Compared with the N bt, tot of Al 2 O 3 /c-plane GaN reported by Winzer et al., 34 our Al 2 O 3 /m-plane GaN MOSCAPs showed low N bt, tot , but it could be partially attributed to the voltage sweeping range because of the incapability of obtaining C-V curves at large positive bias due to the high leakage current. /cm 2 eV), 39 and static C-V method ($2 Â 10 11 /cm 2 eV). 40 However, our D it was comparable to the D it of the c-plane GaN device reported in literatures for E c -E it > 0.4 eV characterized by deep level transient spectroscopy ($3 Â 10 11 /cm 2 eV-$8 Â 10 11 /cm 2 eV). 41 With annealing at 500 C in N 2 ambient, even though our devices showed a slight reduction of D it within an E it in the range of 0.2 eV-0.4 eV as observed in the literature, 34 43 In our experiment, the m-plane GaN devices exhibited similar interface properties compared to c-plane GaN devices.
For the HfO 2 MOSCAP, our results were slightly better than the reported HfO 2 /c-plane GaN device 44, 45 even with the annealing process. After annealing, at positive bias, the leakage current and conductance increased significantly. The degraded insulting properties of oxide can be partially caused by the oxygen vacancies in the oxide. 34 Additionally, we cannot rule out the impacts of Ga native oxide regrowth at the interface and the metal dangling bonds close to the conduction band on the increase in interface states. Contrary to our observation, a reduction of D it was observed at the sputtered HfO 2 /c-plane GaN interface 46 and HfO 2 /Si with the interfacial layer 47 after N 2 annealing. The degree of reduction depends on the annealing atmosphere and temperature. Although the vacuum annealing improved the dielectric constant ($25), it appeared that the annealing process also introduced interface traps. On a-plane GaN, in terms of D it , the HfO 2 device had a slightly lower value than Al 2 O 3 , but the difference was insignificant. However, this difference was prone to be opposite on m-plane GaN. In fact, due to the ignored resistance during the calculation of the conductance peak (G p /x), the resultant D it could be overestimated or underestimated. It also has been demonstrated that the annealing condition has significant influence on the interface properties in terms of D it . In order to optimize the interface, an appropriate condition should be used.
IV. SUMMARY
In summary, we characterized the interface properties of ALD-dielectrics/non-polar GaN. The MOSCAPs that were fabricated on a-plane and m-plane GaN substrates with Al 2 O 3 or HfO 2 as a dielectric layer were used for the electrical characterization. The impact of annealing on the density of border traps and the density of interface traps was investigated. The density of interface traps was extracted by the ac conductance method. Prior to annealing, the density of interface traps was in the magnitude of 10 12 , and it was one order higher than the lowest reported D it . Although the annealing process brought down the D it of Al 2 O 3 devices as expected in literatures, D it was still higher than the best value. Further optimization on the process, including but not limited to the optimization of annealing conditions and the reduction of the series resistance, may be required to reduce D it . By reducing leakage current, an accurate C ox can be obtained and the interface traps close to the conduction band can be accessed. Temperature dependent measurements can be conducted in order to extract D it located close to mid-gap. 
